User Tools
local time: :: ()
heure officielle (en France) : ::(TZ:)
Heure UTC client: :: Offset client: s - delai: ms - - timeZone: Heure UTC: ::en:example_of_development_around_the_ad9959_dds
Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision | |||
|
en:example_of_development_around_the_ad9959_dds [2016/03/14 08:43] fwiotte |
en:example_of_development_around_the_ad9959_dds [2016/03/14 08:44] (current) fwiotte |
||
|---|---|---|---|
| Line 46: | Line 46: | ||
| FR1 default value = 0x00; | FR1 default value = 0x00; | ||
| | | ||
| - | This registry allows others to define the internal PLL and the multiplier x4 to x20. For example, the value to be provided to enable EN1 = x20 ⇒ 0xD00000 PLL; In this case it is sufficient to provide a quartz 25MHz PLL with activated PIN x20 clock was 500MHz 22 and 23 of the DDS. | + | This registry allows others to define the internal PLL and the multiplier x4 to x20. For example, the value to be provided to enable EN1 = x20 ⇒ 0xD00000 PLL; In this case it is sufficient to provide a quartz 25MHz PLL with activated PIN x20 clock was 500MHz 22 and 23 of the DDS. |
| The third register is the register table CFR 29 datasheet | The third register is the register table CFR 29 datasheet | ||
en/example_of_development_around_the_ad9959_dds.1457941433.txt.gz · Last modified: 2016/03/14 08:43 by fwiotte
Page Tools
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Share Alike 4.0 International
